Skip to content

feat: parametrize Cheshire for 32-bit cores + SerialLink fix - #287

Draft
Xeratec wants to merge 2 commits into
mainfrom
wiesep/32bit-support
Draft

feat: parametrize Cheshire for 32-bit cores + SerialLink fix#287
Xeratec wants to merge 2 commits into
mainfrom
wiesep/32bit-support

32-bit Cheshire

6fbe675
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
GitHub Actions / verible-verilog-lint succeeded Jul 23, 2026 in 1s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)
Filtered Findings (0)
View more details on GitHub Actions