Skip to content

Actions: pulp-platform/cheshire

Actions

gitlab-ci

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
gitlab-ci.yml
921 workflow runs
921 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
fix: add missing clic ports gitlab-ci #4799: Commit d5fa063 pushed by ricted98
In progress gwaihir-common-cells-v2
gwaihir-common-cells-v2
In progress
fix: add missing debug module port gitlab-ci #4798: Commit 2b2e120 pushed by ricted98
In progress gwaihir-common-cells-v2
gwaihir-common-cells-v2
In progress
hw: add generated regs and plic cfg files gitlab-ci #4797: Commit 6fc9020 pushed by gabbo993
In progress glodi/ucie
glodi/ucie
In progress
hw: add 4 NumExtInIntrs for ucie integration gitlab-ci #4796: Commit df73b47 pushed by gabbo993
In progress glodi/ucie
glodi/ucie
In progress
chore(bender): update iommu. gitlab-ci #4795: Pull request #288 opened by yvantor
57s yt/iommu
yt/iommu
57s
chore(bender): update iommu. gitlab-ci #4794: Commit 999934e pushed by yvantor
3m 22s yt/iommu
yt/iommu
3m 22s
chore: bump cva6 gitlab-ci #4793: Commit f58788e pushed by ricted98
2h 13m 37s gwaihir-common-cells-v2
gwaihir-common-cells-v2
2h 13m 37s
chore: bump axi and common_cells gitlab-ci #4792: Commit c7c951d pushed by ricted98
2h 19m 50s gwaihir-common-cells-v2
gwaihir-common-cells-v2
2h 19m 50s
feat(iommu): iommu integration. (#286) gitlab-ci #4791: Commit abc95b9 pushed by ricted98
3h 6m 48s gwaihir-common-cells-v2
gwaihir-common-cells-v2
3h 6m 48s
fix(sw): update CLIC tests gitlab-ci #4790: Commit 1327f32 pushed by ricted98
6h 0m 26s gwaihir
gwaihir
6h 0m 26s
chore: bump cva6rt to latest version gitlab-ci #4789: Commit 2abc78e pushed by ricted98
6h 0m 17s gwaihir
gwaihir
6h 0m 17s
bender: update axi_llc gitlab-ci #4788: Commit 4ecb088 pushed by ricted98
20m 48s gwaihir
gwaihir
20m 48s
feat: parametrize Cheshire for 32-bit cores + SerialLink fix gitlab-ci #4787: Pull request #287 synchronize by Xeratec
42s wiesep/32bit-support
wiesep/32bit-support
42s
32-bit Cheshire gitlab-ci #4786: Commit 6fbe675 pushed by Xeratec
45s wiesep/32bit-support
wiesep/32bit-support
45s
Adaptions for Torik gitlab-ci #4785: Commit 2499482 pushed by Xeratec
4m 7s wiesep/torik-main
wiesep/torik-main
4m 7s
Bufixes gitlab-ci #4784: Commit b0495c9 pushed by Xeratec
3m 22s wiesep/chimera-main
wiesep/chimera-main
3m 22s
Adaptions for Torik gitlab-ci #4783: Commit 8882660 pushed by Xeratec
3m 47s wiesep/torik-main
wiesep/torik-main
3m 47s
Bufixes gitlab-ci #4782: Commit ad168f8 pushed by Xeratec
3m 19s wiesep/chimera-main
wiesep/chimera-main
3m 19s
feat(iommu): iommu integration. (#286) gitlab-ci #4781: Commit abc95b9 pushed by ricted98
4h 48m 33s gwaihir-common-cells-v2-legacy
gwaihir-common-cells-v2-legacy
4h 48m 33s
feat: parametrize Cheshire for 32-bit cores + SerialLink fix gitlab-ci #4780: Pull request #287 opened by Xeratec
3m 16s wiesep/32bit-support
wiesep/32bit-support
3m 16s
32-bit Cheshire gitlab-ci #4779: Commit bd4c2db pushed by Xeratec
3m 46s wiesep/32bit-support
wiesep/32bit-support
3m 46s
Revert "Add peripheral clock gates" gitlab-ci #4778: Commit 70a7c23 pushed by Xeratec
3m 22s wiesep/chimera-main
wiesep/chimera-main
3m 22s
chore: adopt OpenHW CVA6 gitlab-ci #4777: Commit 25b7945 pushed by ricted98
33m 40s feat/openhw-pulp
feat/openhw-pulp
33m 40s
chore: adopt OpenHW CVA6 gitlab-ci #4776: Commit 39a1ef8 pushed by ricted98
9m 19s feat/openhw-pulp
feat/openhw-pulp
9m 19s
chore: adopt OpenHW CVA6 gitlab-ci #4775: Commit c065df2 pushed by ricted98
43s feat/openhw-pulp
feat/openhw-pulp
43s