GitHub - trivialmips/TrivialMIPS: MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support · GitHub

Name		Name	Last commit message	Last commit date
Latest commit History 425 Commits
doc		doc
software @ 63cb05a		software @ 63cb05a
src		src
testbench		testbench
vivado		vivado
.gitlab-ci.yml		.gitlab-ci.yml
.gitmodules		.gitmodules

About

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support

cpu fpga fpga-soc mips systemverilog xilinx

Custom properties

Report repository

Releases

Packages

Used by

Contributors

Languages