spiFlashdb: add ISSI IS25WP256 and Quad Enable for IS25LP/WP256#681
Merged
Conversation
The IS25WP256 (0x9d7019, 1.8V variant of the IS25LP256) was missing from the database, and neither 256Mb part had its Quad Enable bit described (status register bit 6 per the IS25LP(WP)256D datasheet), making --enable-quad fail on these parts. Required to boot Xilinx bitstreams generated with SPI_BUSWIDTH 4.
Owner
|
Applied. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
The IS25WP256 (0x9d7019, 1.8V variant of the IS25LP256) was missing from the database, and neither 256Mb part had its Quad Enable bit described (status register bit 6 per the IS25LP(WP)256D datasheet), making --enable-quad fail on these parts. Required to boot Xilinx bitstreams generated with SPI_BUSWIDTH 4.