Skip to content
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension


Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions .github/workflows/ci.yml
Original file line number Diff line number Diff line change
Expand Up @@ -16,11 +16,11 @@ jobs:
cd dramsys_lib
git clone https://github.com/tukl-msd/DRAMSys.git
cd DRAMSys
git reset --hard 8e021ea
git reset --hard 1ddfb09ae69dd43306b3da59545a747bced8725c
git apply ../dramsys_lib_patch
- name: Build DRAMSys
run: |
mkdir -p dramsys_lib/DRAMSys/build
cd dramsys_lib/DRAMSys/build
cmake -DCMAKE_CXX_FLAGS=-fPIC -DCMAKE_C_FLAGS=-fPIC -D DRAMSYS_WITH_DRAMPOWER=ON ..
cmake -DCMAKE_CXX_FLAGS=-fPIC -DCMAKE_C_FLAGS=-fPIC -D DRAMSYS_USE_DRAMPOWER=ON ..
make -j
21 changes: 18 additions & 3 deletions Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -6,8 +6,11 @@

BENDER ?= bender
VLOG_ARGS = -svinputport=compat -override_timescale 1ns/1ps -suppress 2583 -suppress 13314
library ?= work
top_level ?= axi_to_dram_tb
# DRAM model for the parametrized testbench, passed as an elaboration generic.
DRAMType ?= DDR4
# DRAM models swept by `make test-all-drams`.
DRAM_TYPES ?= DDR3 DDR4 LPDDR4 HBM2

DRAM_RTL_SIM_ROOT = $(dir $(realpath $(lastword $(MAKEFILE_LIST))))

Expand All @@ -23,11 +26,23 @@ questa_args += +DRAMSYS_RES=$(dramsys_resouces_path)
questa_args += -sv_lib $(dramsys_lib_path)/libsystemc
questa_args += -sv_lib $(dramsys_lib_path)/libDRAMSys_Simulator

check_transcript = grep -qE '^\# Errors: 0, Warnings: 0$$' vsim/transcript || \
{ echo "FAIL: QuestaSim reported errors/warnings, see vsim/transcript"; exit 1; }

all: compile
cd vsim && questa vsim -c $(library).$(top_level) -t 1ps -voptargs=+acc $(questa_args) -do start.tcl
cd vsim && questa vsim -c work.$(top_level) -gDRAMType=$(DRAMType) -t 1ps -voptargs=+acc $(questa_args) -do start.tcl
@$(check_transcript)

gui: compile
cd vsim && questa vsim $(library).$(top_level) -t 1ps -voptargs=+acc $(questa_args) -do start.tcl
cd vsim && questa vsim work.$(top_level) -gDRAMType=$(DRAMType) -t 1ps -voptargs=+acc $(questa_args) -do start.tcl

# Run the parametrized testbench once per DRAM model in $(DRAM_TYPES).
test-all-drams: compile
@for dt in $(DRAM_TYPES); do \
echo "==================== DRAMType=$$dt ===================="; \
( cd vsim && questa vsim -c work.$(top_level) -gDRAMType=$$dt -t 1ps -voptargs=+acc $(questa_args) -do start.tcl ) || exit 1; \
$(check_transcript); \
done

compile: vsim/compile.tcl
echo "exit" >> vsim/compile.tcl
Expand Down
4 changes: 2 additions & 2 deletions dram_rtl_sim.mk
Original file line number Diff line number Diff line change
Expand Up @@ -16,11 +16,11 @@ dramsys: $(DRAMSYS_BUILD_DIR)/lib/libsystemc.so
$(DRAMSYS_ROOT)/.patched:
rm -rf $(DRAMSYS_ROOT)
git clone https://github.com/tukl-msd/DRAMSys.git $(DRAMSYS_ROOT)
cd $(DRAMSYS_ROOT) && git reset --hard 8e021ea && git apply $(DRAM_RTL_SIM_ROOT)/dramsys_lib/dramsys_lib_patch
cd $(DRAMSYS_ROOT) && git reset --hard 1ddfb09ae69dd43306b3da59545a747bced8725c && git apply $(DRAM_RTL_SIM_ROOT)/dramsys_lib/dramsys_lib_patch
@touch $@

# Build DRAMSys
$(DRAMSYS_BUILD_DIR)/lib/libsystemc.so: $(DRAMSYS_ROOT)/.patched
mkdir -p $(DRAMSYS_BUILD_DIR)
cd $(DRAMSYS_BUILD_DIR) && $(CMAKE) -DCMAKE_CXX_FLAGS=-fPIC -DCMAKE_C_FLAGS=-fPIC -D DRAMSYS_WITH_DRAMPOWER=ON -DENABLE_PTHREADS=ON $(DRAMSYS_ROOT)
cd $(DRAMSYS_BUILD_DIR) && $(CMAKE) -DCMAKE_CXX_FLAGS=-fPIC -DCMAKE_C_FLAGS=-fPIC -D DRAMSYS_USE_DRAMPOWER=ON $(DRAMSYS_ROOT)
$(MAKE) -C $(DRAMSYS_BUILD_DIR)
Loading
Loading