fix(fpga): implement VCU128 DRAM controller without ECC correction - #272
Merged
Conversation
ricted98
marked this pull request as ready for review
May 15, 2026 13:14
CyrilKoe
approved these changes
May 20, 2026
CyrilKoe
left a comment
Contributor
There was a problem hiding this comment.
Tested locally on VCU128 with hpdcache and legacy, works good.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
The VCU128 DRAM controller comes natively with ECC protection. The current configuration generates erroneous AXI responses for any read on an uninitialized memory region, which can easily happen with caches implementing a WB policy. The legacy cache simply does not check if a response is erroneous, so the problem is hidden but still present. See: #247.
This PR fixes the issue by avoiding ECC usage on VCU128.