-
Notifications
You must be signed in to change notification settings - Fork 5
Roadmap
Sophie Frasnedo edited this page Jul 28, 2026
·
9 revisions
- Reactive voltage setpoint of VSC are in load convention in AMPL exporter ; this should be treated with this convention in AMPL model.
- Ratio tap changer and phase tap changer in the same time modeling: the final characteristics should include both tap changers.
- AMPL Outputs written in JSON.
- Transfer some of the blocks in Java (in particular Connex Component calculation).
- Connectivity computation could be transferred in Java.
- Add unit test with a voltage level with a missing high or low voltage limit.
- Generator with P = 0: at the moment, no way to know if a group behaves as a condenser
- Addition of discrete control for shunts/transformers in ACOPF. Same for line opening.
- Optimization of ACOPF via a workflow splitted into several optimizations.
- Improve handling of HVDC lines converter stations in OpenReac optimization: consider issue #97 (closed for now as there were no feedbacks from users at the moment)
- Manage AC emulation of HVDC lines
- Move DCOPF in AMPL to DC initialization in Java: consider PR #79. The PR is closed for now since there is no plan to work on it in the near future. At the moment (July 2026), we make stability for users our first choice.