Skip to content

Pull requests: intel/rohd

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

SystemC
#662 opened May 8, 2026 by desmonddak Contributor Loading…
Added automation for code coverage in PRs and pushes
#659 opened Apr 29, 2026 by maifeeulasad Contributor Loading…
devtools improvements
#657 opened Apr 18, 2026 by desmonddak Contributor Loading…
Netlist synthesizer
#654 opened Apr 17, 2026 by desmonddak Contributor Loading…
Central synthesizer naming
#652 opened Apr 17, 2026 by desmonddak Contributor Loading…
Add LogicEnum for enumerable types as hardware signals
#599 opened Jun 25, 2025 by mkorbel1 Contributor Draft
Add docs about trusting ROHD for development
#589 opened Mar 18, 2025 by mkorbel1 Contributor Loading…
SystemVerilog block labels
#585 opened Mar 8, 2025 by lucasphillips Contributor Loading…
Avoid Module creation for Constant Gate scenarios
#481 opened Apr 5, 2024 by mjayasim9 Contributor Loading…
Vscode extension
#437 opened Nov 14, 2023 by quekyj Contributor Loading…
[WIP] Add local Markdown checks
#330 opened Mar 22, 2023 by chykon Contributor Draft
Automatically check for new Dart lints
#284 opened Feb 24, 2023 by chykon Contributor Draft
ProTip! What’s not been updated in a month: updated:<2026-04-11.