Skip to content

Extend Coyote for VCK5000 FPGA#228

Open
HongshiTan wants to merge 1 commit into
fpgasystems:masterfrom
HongshiTan:master
Open

Extend Coyote for VCK5000 FPGA#228
HongshiTan wants to merge 1 commit into
fpgasystems:masterfrom
HongshiTan:master

Conversation

@HongshiTan

Copy link
Copy Markdown
Contributor

WIP

Current status:

  • pass test on 07_perf_fpga, with gen3 x16 CPM4 under vivado 2022.1
  • add versal ddr block desgin
  • fix the driver to adapt for the difference between CPM5 and CPM4 register
  • H2C 12.2 GB/s, C2H 13.2 GB/s

Known Issue:

  • CPM PCIe failed training with vivado 2023.2
  • license issue of build xcvc1902 device on vivado higher than 2024.2

Description

📝 Please include a summary of the change

Type of change

  • Bug fix
  • [*] New feature
  • Documentation update
  • A new research paper code implementation
  • Other

Tests & Results

📝 Please describe the tests that you ran to verify your changes. Also include any numerical results (throughput/latency etc.) relavant to the change.

Checklist

  • I have commented my code and made corresponding changes to the documentation.
  • I have added tests/results that prove my fix is effective or that my feature works.
  • My changes generate no new warnings or errors & all tests successfully pass.

- test on 07_perf_fpga, with gen3 x16 CPM4 under vivado 2022.1
- add versal ddr block desgin
- fix the driver to adapt for the difference between CPM5 and CPM4 register
- h2c  12.2 GB/s, c2H 13.2 GB/s
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant