Extend Coyote for VCK5000 FPGA#228
Open
HongshiTan wants to merge 1 commit into
Open
Conversation
- test on 07_perf_fpga, with gen3 x16 CPM4 under vivado 2022.1 - add versal ddr block desgin - fix the driver to adapt for the difference between CPM5 and CPM4 register - h2c 12.2 GB/s, c2H 13.2 GB/s
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
WIP
Current status:
Known Issue:
Description
Type of change
Tests & Results
Checklist