Skip to content

Enable PREFETCH_L1 for RISC-V to improve performance #4643

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
Polaris-911 wants to merge 1 commit into
base: dev
Choose a base branch
from
+1 −1

Enable PREFETCH_L1 for RISC-V to improve performance

03540e9
Select commit
Loading
Failed to load commit list.
Open

Enable PREFETCH_L1 for RISC-V to improve performance #4643

Enable PREFETCH_L1 for RISC-V to improve performance
03540e9
Select commit
Loading
Failed to load commit list.
Meta CLA / Meta CLA Check succeeded Apr 15, 2026 in 0s

Contributor License Agreement is valid!

View more details on Meta CLA