Skip to content

support pl ip patching schema pl_ddr_64 #9890

Open
HimanshuChoudhary-Xilinx wants to merge 1 commit into
Xilinx:masterfrom
HimanshuChoudhary-Xilinx:plip
Open

support pl ip patching schema pl_ddr_64 #9890
HimanshuChoudhary-Xilinx wants to merge 1 commit into
Xilinx:masterfrom
HimanshuChoudhary-Xilinx:plip

Conversation

@HimanshuChoudhary-Xilinx

Copy link
Copy Markdown
Collaborator

Problem solved by the commit

support pl ip patching schema "pl_ddr_64"

https://amd.atlassian.net/wiki/spaces/AIE/pages/1744115100/Weight+Prefetch+via+PL+IP+and+PLIO+Feature+Specification
XRT patches words 8+9 of wts_params with the physical weight buffer address via APPLY_OFFSET_PL at BO bind time.

Bug / issue (if any) fixed, which PR introduced the bug, how it was discovered

How problem was solved, alternative solutions (if any) and why they were rejected

Risks (if any) associated the changes in the commit

What has been tested and how, request additional testing if necessary

Documentation impact (if any)

Signed-off-by: Himanshu Choudhary <Himanshu.Choudhary@amd.com>
@github-actions

github-actions Bot commented Jul 1, 2026

Copy link
Copy Markdown
Contributor

clang-tidy review says "All clean, LGTM! 👍"

@stsoe stsoe left a comment

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Lots of a magic numbers and accessing bd_data_ptr[] without a clue as to whether this is safe or not. Anyways, your change builds on top of existing and LGTM in the context of existing code.

I think all this patching code should be refactored and moved to AIEBU, but that's separate from this PR.

@stsoe stsoe requested a review from chvamshi-xilinx July 1, 2026 22:31
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants